There is a sample solution to lab 2 posted on the the course web page.

This should give you a pretty good idea of how to the lab as well as a real example of some more complicated VHDL code.

-- Steven Caranci (caranci@eecg.toronto.edu), January 29, 1999